 |
|
|
|
 | |
|
|
|
|
 |
Log In | Not a Member? |
Contact ADC
|
|
||
|
|||||||||||||||
Each halfword of the result is obtained by adding the 17 high-order bits of the rounded product of the corresponding halfwords of arg1 and arg2 to the corresponding halfword of arg3, sign-extended one bit.The sum is performed with 16-bit saturating addition.
|
|
arg1, arg2, arg3 |
|
|
vector signed short |
|
|
| |
| |
| |
|
Get information on Apple products.
Visit the Apple Store online or at retail locations. 1-800-MY-APPLE Copyright © 2004 Apple Computer, Inc. All rights reserved. | Terms of use | Privacy Notice |
|